Solid state image sensor research, phase 2 by Jobin, L. S. et al.
u " *  * - 6 3  
NASA - 
PHASE II TECHNICAL REPORT: 
SOLID-STATE I M A G E  S E N S O R  RESEARCH 
By W.E. Davern, D.P. Dwyer, G.C. Gerhard, 
R.E. Giusick, L.S. Jobin, C.W. Kim, A. Simone, 
M. E. Seymour, R.D. Stewart and H.F. Windsor 
March 1968 
Distribution of this report is provided in the interest of 
information exchange and should not be construed as 
endorsement by NASA of the material presented. 
Responsibility for the contents resides with the organiza- 
tion that prepared it. 
I 44 
- -  
> 8 :  GENERAL ELECTRIC COMPANY 
- 0 6 '  0 %  
Prepared under Contract No. NAS 12-131 by 
Electronics Laboratory, Syracuse, New York 
and '\f - e t j i  
I 2 Missile and Space Division, Philadelphia, Pennsylvania 
.- a 
In 
(0 = 
NATIONAL AERONAUTICS AND SPACE ADMINISTRATION 
ELECTRONICS RESEARCH CENTER 
CAMBRIDGE, MASSACHUSETTS 
https://ntrs.nasa.gov/search.jsp?R=19680009740 2020-03-12T09:31:21+00:00Z
M r  . J.  Bebris 
Technical Monitor 
Electronics Re search Center 
575 Technology Square 
Cambridge, Massachusetts 02139 
NAS 12-131 
Requests for copies of this report should be referred to: 
NASA Scientific and Technical Information Facility 
P.O. Box 33, College Park, Maryland 20740 
NASA 
Phase II Technical Report: 
SOLID STATE IMAGE SENSOR RESEARCH 
By W.E. Davern, D.P. Dwyer, G.C. Gerhard, 
R.E. Glusick, L.S. Jobin, C.W. Kim, A. Simone, 
M.E. Seymour, R.D. Stewart and H.F. Windsor 
March 1968 
Prepared under Contract No. NAS 12-131 by 
GENERAL ELECTRIC COMPANY 
Electronics Laboratory, Syracuse, New York 
and 
Missile and Space Division, Philadelphia, Pennsylvania 
NATIONAL AERONAUTICS AND SPACE ADMINISTRATION 
ELECTRONICS RESEARCH CENTER 
Phase 11 Technical Report: 
m 
SOLID STATE IMAGE SENSOR RESEARCH 
By W.E. Davern, D.P. Dwyer, G.C. Gerhard, 
R.E . Glusick, L.S. Jobin, C .W. Kim, A. Sirnone, 
M.E. Seymour, R.D. Stewart and H.F. Windsor 
General Electric Company 
Syracuse, New York 
ABSTRACT 
The development of a Solid State Image Sensor Array is described. The 
array consists of 50 InAs photodiodes fabricated in a monolithic structure. 
Each diode is connected, by thin-film leads, to external preamplifiers. The 
thin-film lead structure is part of a molded plastic substrate that permits the 
use of batch-fabricated leads, and provides the vacuum enclosure for frost- 
free operation at -8OOC. 
Preamplifier circuits match the photovoltaic signal of the photodiodes to 
charge-storage capacitors, in order to provide frame time integration of the 
optical signal. The entire structure has been packaged for test and demon- 
stration. 
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I. INTRODUCTION AND SUMMARY 
The continuing development of meteorological satellite systems has placed 
heavy demands upon infrared sensor technology in terms of higher sensitivity, 
greater uniformity, higher operating temperature, and lower cost. These 
goals, coupled with the further requirement for array operation of the IR sen- 
sors, has been the concern of the program ')Solid State Image Sensor Research. ') 
This program, sponsored by NASA Electronics Research Center under con- 
tract NAS12-131, has been carried out by the Electronics Laboratory of the 
General Electric Company, Syracuse, New York, and the Missile and Space 
Division of the General Electric Company, Philadelphia, Pennsylvania. 
The program has consisted of two phases: a study program extending 
from 15 June 1966 through 14 December 1966, and a device and system devel- 
opment program extending from 15 December 1966 through 31 October 1967. 
During the study program, detectors and read-out systems were con- 
sidered for use over the spectrum 0.4 micron through 15 microns. The study 
indicated that there were three specific spectral bands of interest and applica- 
tion to meteorological satellites, 0.4-0.7 micron, 2-5 microns, and 10-12 
microns. Detectors and corresponding electronic read-out systems were 
evaluated for each of these bands. The combinations recommended for 
further development were: 
0.4 - 0.7 p: CdS and Si 
2 - 5 p:  InAs and InSb 
10 - 12 p:  PbSnTe 
In each case, charge-storage mode of detector read-out was to be utilized, 
either directly or  through an intermediate preamplifier. 
At the conclusion of the study phase, it was ncessary to select one 
approach for the device development and fabrication phase of the program. 
That choice was InAs operating in the near-IR band. The primary reasons 
for this selection were: 
* 11 1) High sensitivity: (Dhm > 10 ) 
2) High operating temperature: (200OK) 
3) Availability of material. 
4) Wavelength band with few sensor systems available at present time. 
Details of the materials evaluated and the basis for the selection are 
given in the final report for this phase of the contract "Phase One Report, 
Solid State Image Sensor Research, NAS12-131. 
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Results of the fabrication and operation of the InAs array are contained in 
the present report. The task selected was  the assembly and operation of an 
electronically scanned array of 50 detector diodes on a single array. The 
density of this array is 200 elements per inch. 
+ 
The development of the detector array required that the methods of 
diffusion, surface passivation, and lead attachment be established. Device 
fabrication was initially developed for individual mesa structures and later 
for mesa diode arrays. These arrays were not compatible with a batch- 
fabricated lead approach; for this reason, planar arrays were developed. 
The processing procedures necessary to obtain both the mesa and planar 
arrays a re  described in Section II .C.  of this report, while the array measure- 
ments are given in Section 1I.D. 
In order to more effectively handle the 50 detectors on the single InAs 
chip, an interconnection technique was developed that provides all, or part, 
of the following functions: wafer support, thin-film interconnections replacing 
all flying leads, fan-out from device density to standard connector density, 
vacuum enclosure around array, vacuum feed-throughs for all 50 signal leads, 
and heat sink for cooling of detector elements. This structure, which is 
molded from an epoxy urethane mixture, is described in Section III. 
Read-out of the individual photovoltaic detectors is accomplished with a 
preamplifier and a charge storage capacitor. Each preamp provides the neces- 
sary impedance matching between the detector and i ts  associated capacitor. 
The integrated signal on the capacitor is then sampled by the commutator cir-  
cuitry and made available for processing. Details of the scan system and the 
read-out circuitry are  given in Section IV of this report. Packaging of the 
circuitry and the detector block is described in Section V. 
Further application studies were performed during the second phase of 
the program, in order to ascertain the trade-off involved in using the 2-5 p 
band in comparison with the 10-12 p band, and also in comparing the perform- 
ance of InAs, InSb, and a hypothetical InAsSb mixed-crystal detector. The 
results of this study indicate that, although the ultimate superiority of 8-12 
micron detectors over 3-4 micron detectors for 300°K targets is at least a 
factor of four, cryogenic requirements and detector production technology 
strongly favor the 3-4 micron band. Within the 3-4 micron band, similar 
comparisons exist between InAs and InSb. Sensitivity ratios favor the InSb 
by a factor of 2 to 3, while cooling temperatures favor the InAs. Details of 
these comparisons a re  given in Section VI. 
The result of this program has been a demonstration of a complete solid- 
state line-scan camera system. The several key technical problem areas 
have been identified for further development. These include device uniformity, 
lead attachment, cooling effects on device, leads, and packaging, and preampli- 
fier uniformity. It has been recommended to NASA-ERC that these problems 
receive further development, in order to advance the image sensor technology. 
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II. InAs DETECTORS AND ARRAYS 
A. InAs PHOTODETECTOR 
Detectors that operate in the infrared portion of the optical spectrum have 
not advanced as much as those in the visible. This is largely true because of 
the inavailability of small-bandgap semiconductor materials, although impurity 
absorption types of photoconductive detectors are available at relatively low 
temperatures. Most of the development in  the intermediate infrared region 
has been devoted to InSb p-n junction photodetectors, and considerable prog- 
ress in the device technology has been made. However, InAs photqdetectors 
have received relatively less attention, and the basic technology has not yet. 
been fully exploited. 
P-n junction photodetectors can be formed by producing a thin p-type layer 
on an n-type single-crystal semiconductor. For InAs detectors, Cd is diffused 
into a Sn-doped n-type substrate. Contact can be made to the surface (part of 
the p-layer) and the base regions. 
Consider the energy level diagram of a p-n junction detector, shown in 
Figure 1. Absorbed photons in the p-layer whose energy is greater than the 
P 
Figure 1. Energy Level Diagram of a p-n Junction 
bandgap of the semiconductor produce electron-hole pairs. The minority 
carriers produced within a diffusion length will be diffused by a gradient to 
the junction. Thus, the electrons will be collected at the junction and be 
separated by the built-in electric field, leading to current flow in the external 
circuit if the contact leads are short-circuited. 
3 
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\\ The diffusion length is related to the mobility and lifetime. Since the elec- 
tron mobility is higher than that of holes, the thin p-region was chosen as the 
optical absorption and carr ier  generation region, so that the minority carrier 
electrons would be diffused to the junction with longer diffusion length. The 
longer diffusion length means less recombination of the generated carr iers  and 
thus leads to higher optical signal sensitivity. The electron mobility for InAs 
is three orders of magnitude higher than that of holes. 
In order to generate electron-hole pairs with appreciable efficiency, the 
incoming radiation must have an energy greater than the bandgap energy of the 
material. This results in a long-wavelength cutoff. For I d s ,  the Eg at room 
temperature is 0.35 electron volts, and the corresponding cutoff wavelength 
is 3.54 microns. InAs photodetectors generally require cooling to relatively 
low temperatures, and this, in turn, causes a shift to shorter cutoff wave- 
lengths. 
Sensitivity is also decreased as the wavelength decreases, because short 
wavelength radiation has a high absorption coefficient and thus is absorbed 
very near the surface. Carriers generated near the surface readily recom- 
bine, due to the surface and bulk recombinations,before they a re  collected at 
the junction. 
P-n junction detectors can be operated either with or without reverse bias. 
The operation with bias is called photodiode mode; operation without bias is 
called photovoltaic mode. 
In thermal equilibrium, a p-n junction has V-I characteristics given by 
where Ij is the junction current, Is is the saturation current, q is the charge, 
V is the potential drop across the junction, k is Boltzmann's constant, T is the 
temperature, and n is a factor that is unity for an ideal diode. The unillumi- 
nated V-I characteristics are  shown in Figure 2, Curve 1. 
When the detector is irradiated, the junction current is given by 
where If is the current induced by the optical radiation. The V-I character- 
istics are shown in Figure 2 as Curve 2. The intersection with the current 
axis corresponds to the short-circuit current, whereas intersection with the 
voltage axis corresponds to the open-circuit voltage. 
If the detector is operated in the photodiode mode, that is, biased in re- 
verse direction, the current and voltage a re  shown as those at point x in 
Figure 2; vb and Is. Radiation of the proper wavelength falling on the detector 
causes an increase in leakage current over the top of the barrier, the reverse 
current changing to point y. This increase in current is detected by placing a 
small load resistor in series with the detector and measuring the increase in 
voltage appearing across it in the presence of optical radiation on the detector. 
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Figure 2. V-I Characteristics 
The fundamental shot noise associated with an ideal photodiode can be expressed 
in terms of shot noise for each current: 
In * = 2qAf(Is +If) (3) 
where Af is bandwidth. Note that the photodiode noise is a function of the 
saturation current and the signal current of the diode in the dark. 
Since the saturation current of InAs junctions is generally high and the 
shot noise increases, it appears that the photovoltaic mode of operation leads 
to higher sensitivity. In the photovoltaic mode of operation, the detector has 
a low impedance, and special attention must be given to the associated preampli- 
fier. 
5 
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B . PHOTOVOLTAIC DIODE DESIGN 
.I. 
In the photovoltaic mode of operation, the impedance of the diode is small, 
and therefore, the detector is assumed to be a voltage source. Detection of 
the optical signal can be made by measuring the open-circuit voltage. An in- 
crease in voltage is related to the optical signal power. 
Consider a model, shown in Figure 3, with N, the number of photons/cm2sec, 
incident upon the surface x = 0. The relationship between N and the incident 
intensity, W(h)(watts/cm2), is given by 
(4) 
18 N(h) = 5.04 X 10 h W(h) 
for A expressed in microns. If each photon absorbed is assumed to produce 
one free electron-hole pair, then the generation rate at any plane, a distance 
x below the surface, is given according to Lambert's law, 
where (Y (A) is the absorption coefficient of the material used. 
I I 
Figure 3. Model for a p-n Junction Photodetector 
The continuity equation for electrons in the p-region, for the case of 
steady-state (if the carrier lifetime is much smaller than the response time) 
and monochromatic photon excitation is 
6 
and a similar expression applies for holes in the n-region, viz, 
where p and n are the hole electron densities, p and no are the equili- 
brium densities, and Th and Te are the minority carrier lifetimes for holes 
and electrons, respectively. Note that the p-region is sufficiently wide so 
that all the photons are absorbed in the p-region. 
The operating principles of collecting the photo-generated charge carriers 
depend on the charge transport mechanisms. I€ the carr iers  are generated in 
a non-depletion region and are transported by diffusion to the junction, the 
minority carrier current densities, Je and Jh, a re  given by 
dn 
Je = qDe dx 
where De and Dh are the diffusion constants of the minority carriers, respec- 
tively. 
At x = 0, if the contact to the illuminated surface is a perfect ohmic con- 
tact, no minority carriers are injected into, or extracted from the region, 
and the only minority carr iers  lost are those that recombine at the surface 
of the p-region. That is, 
where S is the surface recombination velocity. 
At the junction x = Xj, the boundary conditions depend on the manner in 
which the diode is used. If the diode is short-circuited so that a perfect sink 
for minority carr iers  exists, 
n(x,) = p(x,) = 0 
J J 
7 
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If the diode is connected to a load or  open-circuited, the carriers at the 
junction are described by Boltzmann statistics as follows: r) 
n(xj) = n e PV 
0 
where /3 = q/kT and V is the reduction of the equilibrium barrier height of the 
p-n junction due to the generation of nonequilibrium carrier concentrations by 
the incident radiation. 
At the back surface, x = xt (the sample thickness), the excess carrier 
density is equal to  zero; 
P = Po (14) 
Equations (12) and (13) can be expanded in power series. 
If the generated voltage is much smaller than kT/q, the above equations can 
be approximated to the first term, that is, 
At T = ??‘IC, kT/q = 6.64 mv, the voltage level of a practical InAs 
detector is usually much smaller than this voltage, and therefore the above 
approximation should be hold under low intensity radiation. It should be noted 
that under this condition the voltage is directly proportional to the excess 
carrier concentrations generated by the incident radiation. 
Substitution of (5) and (8) into (6) yields 
The general solution of this inhomogeneous differential equation is 
(20) 
-a 
X fleN e n -  no = Acosh - +Bs inh  - -  X 
Le Le a 2 ~ :  - 1 
8 
c 
The constants A and B can be determined from the boundary conditions (10) 
,and (17). The final solution for  the excess minority carrier concentration in 
the p-region is then given by 
(x - x) 
nopDe(a2L:- l)V taTeDeNe noJSLe(a 2 2  Le - l ) Y + a T e S L e N e - m J } s t n h ~  taTeLe(aDe+S)N sinh 1 
Le 
(21) 
sinh 5 + D  cosh 2 e Le e Le 
n - n  = 
aTeN -ax  
- a2L: - 1 e 
Likewise the excess holes in the n-region can be determined from (7) and 
(9) with the boundary conditions (14) and (18), and are  given by 
("t - x) 
V 
Lh 
POP sinh 
- 
P - P o  - (x - x. 
sinh t 3) 
Lh 
The current density of electrons follows from equations (8) and (21): 
(23) 
3 Similarly, the current density of holes in the n-region is evaluted at x = 
woP DhV - 
Lh tanh x=x. 
Lh 
Jh = -qDh ~l 3 
The total current density of the diode is the sum of the two current 
densities; 
J = J i-Jh . e 
9 
The open-circuit voltage of the photovoltaic diode can be determined by 
setting the total current J=O. This leads to a relationship between the optical . 
intensity (power) and the measuring voltage. 
Le(aDe+S)-{Desinh xo+ SLecosh xo+ (Y Le(SLesinh xo+Decosh xo)] e 
'oLeDh( SLesinhxo+Decosh xo 
no(SLec osh xo+ Desinh xo) + (xt - x. 
LhDetanh J )  
Lh (26) 
V =  
where x0 = Xj/Le. 
is linearly proportional to the number of the incident photons. This linear 
relationship should be valid as long as the photo-generated voltage is much 
less than kT/q. 
Note that the voltage of the diode generated by the absorption of photons 
In order to maximize the voltage of the photovoltaic diode, it is necessary 
to minimize the $enominator and to maximize the numerator of equation (26). 
To decrease the denominator is to decrease no and po, that is, to dope both 
p and n regions as heavily as possible. To increase the numerator, it is re- 
quired to increase the electron lifetime Te and diffusion length Le. Therefore, 
for an optimum operation in the photovoltaic mode, it is necessary that the 
minority carrier concentrations should be as low as possible and that the elec- 
tron mobility and lifetime should be as high as possible. 
The dynamic resistance R of the diode, defined as the slope of current- 
voltage curve at near zero voltage, is given by 
1 - dJ 
R - ay/vl, 
where A is the diode area and thus R is 
e 
X. R =  
(28) 
The thermal noise voltage for unit bandwidth is 
V n = V4kTR' (29) 
From equation (4) N can be expressed in terms of the radiant power PA 
10 
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18 N = 5.04X 10 h 
for PA expressed in watts, A in cm2, and h in microns. 
Equating the open circuit voltage (26) withthe thermal noise voltage (29) and 
using equation (30), the radiant power PA can be determined from the equality. 
D$ is defined by 
Therefore, DZ is given by 
poDhLe(SLe~~nhxo + Decoshxo) 
5.04x 1018haT, fLe(oDe + S ) -  [Desinhx0 +SLeeoshxo + aLe(SLesmhxo +Decoshxo)] e oD,(De~inh xo +SLecosh xo)+ 
p L D (SLesmhxo+D e coshxo 
D* = 
2(a2L: - 1) no(SLecoshxo+Destnhxo) + e 
L D tanh 
J { Le(SLesinhxo +Decoshxo) 1‘ 
x - x  
Lh H e  
An attempt will be made to compute numerically these equations by means 
of a computer analysis The results would then be available in graphical form. 
C . ARRAY FABRICATION 
1. Mesa Array 
Single etched mesa devices were used early in the program, to 
evaluate both diffusions and etches. Devices were made by masking a diffused 
wafer with a soluble wax and etching. The wafer was  usually bonded with 
indium to a gold-clad header and a gold wire  was indium-soldered to the top 
of the mesa. 
Experiments with etches showed that a mixture (by vol.) in 12 HN03, 
4HF, and HzO followed by a flowing rinse in H202, which has been used by 
others in this field, works quite well. Other InAs etches tend to leave a sur- 
face residue at the junction which electrically acts as a shunting resistor. 
11 
The etching techniques were then combined with masking technology to 
fabricate mesa arrays (see Figure 4). A diffused wafer was etched to remove 
5 microns of p-region and then coated with centrifuged and diluted HPR resist. 
The pattern is then formed in the resist by standard processes leaving mesas 
of HPR on 0.005" centers. The structure is then etched to a depth greater 
than the remaining 15 ,u of p-region and the mask is removed by stripping. 
A pattern of contact pads of cadmium-gold can be formed by evaporation or 
photoresist-etch techniques prior to the mesa etch photoresist step; this tech- 
nology wil l  be discussed in the section on lead attachment. 
Figure 4.  Etched Mesa Photodiode Array 
Several difficulties have been notedwith the mesaprocess. The photo- 
resist  adherence is not adequate for deep etching with uniform edges due to 
under cutting and the resultant loss of straight-line edge definition of the 
mesas. This is directly attributed to the vigor of the etchant and the degree of 
adherence of the photoresist. Diluting the etch with additional H20 causes a 
residue to form on the junction edge of the mesas. Furthermore, lead attach- 
ment for batch fabrication of the electroded arrays is severely complicated by 
the mesa edge step. For these reasons, the mesa array approach was  not 
continued. 
2. Planar Array 
Indium arsenide arrays were also fabricated by the planar technique. 
Two reasons for this approach were: (1) greater density due to higher resolu- 
tion from the photoresist process and (2) compatibility with lead attachment. 
12 
The planar indium arsenide array was prepared with the following 
steps: 
a) Material preparation 
b) Si0 masking and array pattern etching 
d) 
e) Lead attachment 
c) Dif s usion of planar array 
Post-diffusion wafer preparation for leads 
a. Material Preparation 
The present material for the array is indium arsenide, N-type, 
with a carrier concentration of 2.9 x 10l6 and a bulk resistivity of 0.070 
ohm-cm. The InAs boule is mounted and sliced parallel to the B-face. After 
slicing, the wafers are demounted and cleaned. The A and then the B-face of 
the wafers are lapped parallel and the B-face is mounted so that it can be 
optically andchemically polished. The B-face is polished to a highly reflective- 
scratch-free surface using 0.3~ alumina and a 1% bromine - 99% methanol 
chemical polish. This final step removes all surface damage from 0 . 3 1  
alumina polishing and leaves a scratch-free, optically flat B-face. After 
polishing, the wafer is removed from the holder, cleaned and stored in an 
evacuated dessicator until needed for array processing. The effect of the 
bromine-methanol etch is illustrated in Figure 5 .  
B-Face Arsenic A-Face Indium 
Figure 5.  Face After Chemical Polishing 
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b. - Si02 Masking and Array Pattern Etching 
This part of the planar array processing is preparedintwo steps: 
(1) Surface cleaning and oxide masking and (2) HPR process and etching array 
pattern. 
(1) Surface Cleaning and Oxide Masking. The InAs wafer is 
removed from storage, diced into the prescribed geometry, 
and cleaned. Cleaning consists of immersion in boiling 
trichloroethylene, followed by propanol vapor to remove all 
water-soluble surface contaminants. It is then dipped in 
concentrated hydrofluoric acid for five seconds, rinsed in 
propanol, and blown dry. At this point, the wafer is pre- 
oxidized in an oxygen atmosphere at 5OO0C for 10 minutes, 
with an 0 2  flow rate of 150 cc/minute. This is done to form 
an oxide interface between the Si02 passivation layer and 
the InAs surface. This step creates a very strong bond 
between the InAs and the SiQ2. The pre-oxidized wafer is 
then placed in the glow discharge deposition chamber for 
Si02 masking. 3 
(2) HPR Process and Etching Array Pattern. Following Si0 
deposition, the sample is removed from the chamber an 2 
coated with homogenized photoregist, air dried at room 
temperature and pre-baked at 80 C.  The coated wafer is 
exposed, developed, and post-baked for one hour at 15OoC. 
The wafer is then etched with ammonium bi-flouride until 
all the unprotected Si02 windows are  etched away. The 
HPR is removed by ultrasonic agitation in xylene. This re- 
moval is enhanced by a 30-minute storage in a 10-6 torr 
vacuum chamber prior to the ultrasonic stripping. Figure 6 
shows the 5 X 7 mil windows etched in an SiQ2 coated wafer. 
Figure 7 shows a side view of the masked array prior to diffusion. 
c .  Diffusion of Planar Arrav 
The diffusion of the Si02 planar array is performed in two steps. 
(1) Ampule and Wafer Preparation. A one-centimeter 0. D . 
quartz tube, 8 inches long,is first etched with acid etch 41 
for one hour. After this etching, the tube is thoroughly 
rinsed with de-ionized-distilled water, and filled with 
aqua-regia to soak for 4 hour. These two steps remove the 
surface impurities on the inside diameters of the quartz tube. 
'"Glow Discharge Formation of Silicon Oxide and the Deposition of Silicon 
Oxide Thin Film Capacitors by Glow Discharge Technique, by Ing and 
Davern, Journal of Electrochemical Society, Vol. 112, No. 3,  March 1965. 
"Use of Low Temperature Deposited Silicon Dioxide Films as Diffusion Mask 
in GaAs, '' by Ing and Davern, Journal of Electrochemical Society, January 
1964. 
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Figure 6. Si02 Masked Planar Array 
S i 0 2  DIFFUSANT MASK 
I N-TYPE IN A S  I 
Figure 7 .  Side View of Si02 Masked Planar Array 
After the aqua-regia, the tube is rinsed with de-ionized dis- 
tilled water followed by high-purity propanol. The tube is 
then evacuated to 7 X 10-7 torr  over a liquid nitrogen cold 
trap and flamed out up to 8OO0C to drive off impurities that 
may still be present on the quartz walls. The tube is then 
cooled to room temperature, vacuum broken and charged 
with the dopants and wafers. The ampule with charge is 
shown in Figure 8. 
& 
8x10 - 7 TORR 
LIN As L I N -  Cd ---IN As WAFER 
POWDER 
Figure 8. Ampule with Charge 
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(2) Diffusion. After the quartz tube is charged with the dopant, 
wafer and indium vsenide powder, it is sealed off to a 
vacuum of 8 X 10- torr.  The indium arsenide powder is 
placed in the ampule to keep the arsenic vapor pressure high, 
so the wafer to be diffused will not become pitted. The do- 
pant source is an alloy of 17.5 mg of indium plus 2.5 mg of 
cadmium and is prepared just prior to the diffusion run. A 
diluted source is used in order to prevent rrepir' growths on 
the indium arsenide wafer,  A small quartz boat shown in 
Figure 8 is used to hold the diffusion materials, preventing 
the materials from moving around in the tube during seal- 
off and causing surface contamination between the diffusion 
materials. The diffusion cycle is performed at 740'6 for a 
total time of 21  minutes. It requires 13 minutes for the 
furnace to recover to 74OoC, thus the diffusion time at the 
74OoC temperature is 8 minutes. The diffusion ampule is 
then air-quenched and the diffused wafer is removed. The 
wafer then appears as shown in Figure 9. 
S i 0 2  DIFFUSANT MASK 
, 
N - T Y P E  IN AS 
Figure 9. Diffused Planar Array 
d. Post Diffusion Wafer Preparation for Leads 
After diffusion, the Si02 diffusant masking is removed by immer- 
sing the wafer in hydroflouric acid for ten seconds, then rinsing the wafer's 
surface with distilled water. The planar diffused wafer surface is etched for 
one second in a freshly prepared etchant of 12  parts concentrated nitric acid, 
4 parts concentrated hydroflouric acid, and one part distilled water. Immedi- 
ately after etching the wafer is placed in a 30% hydrogen peroxide solution and 
then rinsed with distrilled water. This etch removes approximately 5 microns 
of the N and P region, reducing surface contamination which can cause lateral 
conduction or shunting between the N and P regions on the planar surface. 
This step is illustrated in Figure 10. 
e. Lead Attachment on Planar Array 
After diffusion and surface etching, the clean planar array is 
again coated with HPR. Windows are open in the p-region of the diode for 
metallic contact and passivation of the rest of the InAs surface. As shown in 
Figure 11, this step also leaves approximately a $ mil HPR overlap on the 
perimeter of the rectangular p-region in order to prevent shorting of the P-N 
edge of the junctions by the metallic Ni-Cr + Au lead. 
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1- P-REGION 
N- TYPE IN AS 
(SURFACE REMOVED) 
Figure 10. Stripped Diffused Planar Array 
HPR COATING 
P- REGION UNCOATED 
HPR COATED 
Figure 11. HPR Coated Diffused Planar Array 
The wafer is then vacuum-coated with successive layers of Ni-Cr 
and gold. The nichrome film is deposited to a resistivity of 1 X lo8 ohms/sq. 
and the gold is deposited to a resistivity of 2 ohms/sq. After metallic deposi- 
tion, the substrate is coated with Shipley A-Z resist andcured. It is then ex- 
posed for 2 3/4 minutes, using a positive mask for the lead pattern. The leads 
a re  formed by etching the Ni-Cr+Au unprotected regions by using "Lea-Ronal" 
Gold Stripper. This requires about one minute. The A-Z photoresist that re- 
mains on the Ni-Cr+Au lead pattern is then removed, and the planar array is 
ready for lead contact to the external circuitry. 
The electrode configurations are detailed in Figures 12a and b. 
A complete array is shown in Figure 13. 
D. DEVICE AND ARRAY OPERATION 
The initial series of diode arrays contained fifty elements with a resolu- 
tion of 200 elements/inch. Each array was checked under saturated light 
conditions. I€ reasonable response was obtained from randomly checked ele- 
ments, the array was mounted to a fixture and D* detectivity was measured. 
Array diodes generated approximately 2 mv under aturated light conditions. 
The D* mean average of these arrays was 3 . 2  x 10 
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Figure 12a. Finished Planar Array with Leads 
Figure 12b. Enlargement of Detector Area 
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During the second half of the array development program, the mask set ' 
and processes described in Section II. C . were utilized to fabricate the diode 
arrays. Testing of these arrays again consisted of spot checksunder saturated 
light conditions, using microprobes. Cooling was obtained from a cold nitro- 
gen gas jet directed onto the surface of the wafer. Frost formation was not 
appreciable during the first 10-12 minutes of cooled operation, allowing ade- 
quate time for probing. Photovoltages measured under these conditions were 
typically 2-4 millivolts. 
+ 
Arrays were then packaged in the custom package described in Section 
1II.B. of this report. All  subsequent tests were therefore carried out on the 
total circuit, consisting of the printed-circuit board, the thin-film electrode 
from the PC board to the diode lead, the diode-array electrode, and the diode. 
The lens, shown in Figure 23, is uncoated "IRTRAN"-2. 
After packaging, each array was checked for continuity to the external 
circuit connectors at 300°K and at 200°K. As noted in Section 1II.C. , some 
leads did fail or become discontinuous upon cooling. Therefore, in the follow- 
ing data, some detectivity measurements are not listed on the computer 
analysis data sheet. Each detector array was measured under the following 
conditions : 
Blackbody Temperature - 843'K or 57OoC 
- 7 5oc 
7.0 inches 
6 . 0  Hz 
0.05 inches 
0.105E-04 square inches 
- Array Temperature  
Distance B. B. to Array 
Noise Bandwidth - 
Diameter of B. B. Aperture 
System Gain - 2000 
Area of Detector - 
- 
- 
 
RMS values of signal and noise voltages were recorded. Data was subse- 
quently fed into a computer for calculation 
through IV show the computer print-out of array operation. Each table lists 
only those diodes that have leads on the same side of the array (see Figure 13). 
The best operation was  obtained from Array B5L. From Table IVY the 
following data are obtained, basedon the 23 out of 25 accessible diodes: 
6.19 X 1O1O 
1.03 X 1010 
2.24 x 109 
4.57 x 109 
where D&, is obta-aed by measurements wit .  a black body source. The number 
of diodes within a given spread of the median Dgb is indicated in the following data. 
Within f 20% ----- 7 devices (31%) 
Within f 30% ----- 14 devices (62%) 
Within f 50% ----- 16 devices (70%) 
Within f 100% ---- 19 devices (83%) 
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TABLE I 
OPTICAL RESPONSE ARRAY B1L - RIGHT 
1 2 8 o Q O G K V  300MV 7.  6 12E+08 5*476E+03 
2 3E1. OGGIMV e 300MV 8 0  155E+08 5*867E+03 , 
3 , 
4 28. 00BMV 500MV 4.5 67E+08 5 0  476E+03 
5 26.000MV 0600MV ~ 3 * 5 33E+08 5- 085E+03 
6 23.000MV 0800MV. 20 343E+08 4*498E+03 
7 270000MV 1 000MV 
8 I 000MV 10 000MV 
\ 
9 19.000MV 10 000MV 
2.20 lE+08 5*280E+03 
1 7 11E+08 4 0  107E+03 
1 *547E+08 30 7 16E+03 
1 1  , 200000MV ~ 10500MV 1 084E+08 3-91 1E+@3 
12 2 1 0 OOOMV 3. 100MV 50  464E+07 4.107E+03 
1 3 .  
14 
16 
1 7 I' 
18 20oQQBMV 1 0  000MV 1 629E+08 3-91 1E+03 
19 200000MV 1 0 000MV 1 * 629E+08 3.91 1E+B3 
2 0  200000MV ' 1 500MV 1 * 084E+08 3.91 lE+03 
21 20e000MV 1 e 500MV 
22 20.000MV 1 500MV 
l o  084E+08, 
I o 084E+08 
3*911E+03 
3.91 1E+03 
I 000MV ' 40240E+08 1 * 0 1 7E+04 23  52 00BMV 
24 52.000MV 1 OOOMV 4*240E+08 1 * 01 7E+04 
2 5  48- OOOMV 1 * 300WV 3~010E+08 90387E+03 
I 
MEANS ' 19e800MV 796MV 2*052E+08 3*872E+03 
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TABLE II 
OPTICAL RESPONSE ARRAY B4L - LEFT 
5 
8 400000MV 
9 2 1 * OOOMV 
10 28- 000MV 
I 1  22e000MV 
12 
13 6- 800MV 
14 
o 400MV 
1 o S00MV 
* 400MV 
6 4S0MV 
o 450MV 1 *230E+08 1 e 330Ei-03 
16  
a7 
18 6. S00MV o 400MV 
19 2.000Erv o 3SBMV 
1 e 323E+08 1 e 27 1E+03 
4s 589E+07 3 0 9 1  lE+02 
20 700000MV e 350MV 1 e 63 1E+09 1 e 369E+04 
2 1  660000MV e 350MV 1*538E+09 1.291E+04 
22 
23  180 000MV * 500MV 20 935E+08 3*520E+03 
24  180000MV e 400MV 30 669E+08 3.520E+03 
25 160.000MV o 500MV 20610E+09 3*129E+04 
MEANS 200972MV e 302MV . 3*691E+08 40101E+03 
22 
% 
TABLE 111 
OPTICAL RESPONSE ARRAY B4L - RIGHT 
1 
2 ,  150*000MV * 400MV 3. 058E+09 2*933E+04 
3 22e000MV 400MV 40485E+08 4.302E*03 
4 22. QQ0MV 450MV 3.986E+08 4 0  302E+03 
5 20 5Q0MV ' 0300MV 6*747E+07 , 40889E+02 
6 500000MV 1 000MV 4. 077E+08 90778E+03 
7 17- 000MV 0800MV , 3*731E+08 3*325E+03 
8 5.  S00MV 350MV 10279E+08 1 076E+03 
9 50.000MV * 400MV 1 0 19E+09 9. 77E(E+03 
10 1 10e000MV 300MV 2*990E+09 2*151E+04 
I f  
12 
13 
130- 000MV 400MV 
64. 0 0 0 M V  300MV 
54.000MV e 300MV 
14 7 0 000MV 
15 1350000MV 
* 400MV 
400MV 
2. 6SIE+09 20 542E+04 
I .2S2E+04 1 0  740E+09 
1 - 468E+09 1 *056E+04 
1 * 425E+08 1 o 369E+03 
2- 753E+09 20640E+04 
17 190e000MV - 350MV 4*427E+09 3. 71 6E+04 
18 1 00.000MV 400MV 2*039E+09 1 956E+04 
19 50e000MV , 0400MV 1 e 019E+09 9.7786+03 
2 0  140.000MV 500MV 2.2849309 2*738E+04 
,' . 
21 275.000MV * 400MV 5 0  607E+09 50378E+04 
22 760000MV 0 400MV 1 550E+09 10486E+04 I 
23 1600 000MV 450MV 2*900E+09 30129E+04 , 
2 4  
25 
MEANS ' 740480MV 380MU '1*533E+09 1 o 457E+04 
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TABLE IV 
OPTICAL RESPONSE ARRAY B5L - LEFT 
ARRAY RkiS SIGNAL RMS NOISE D* 
EL. VOLTAGE VOLTAGE DETECTIVITY RESPONSIVITY 
- - - - - - - - - * - - - - - - ' - ' ~ - - - - - - - - - - - - - - - -  
1 2880000MV 300MV 7*612E+09 5*476E+04 
2 40000000MV 1 e 500MV 
3 3800eO00MV * S00MV 
2*1759+10 70 823E+05 
6. 198E+10 70 432E+05 
, 
4 3800-000MV * 750MV 4*132E*18 7. 432E+05 
5 16000000MV e 500MV 2. 61 OE+ 10 3.129E+05 
6 
7 1300.000MV 10500MU 7.068E+09 2.542E+05 
8 
9 4600000MV 10 000MV 3.7526+09 80 996E+04 
S600000MV 1 300MV 2'.886E+09 8.996E+04 
I 
10 
8*996E+04 2*886E+09 1 1  460s OOOMV I * 300MV 
440.000MV 1~600MV ' 20243E+09 8*605E+04 12 
13 460.000MV 1 * 000MV 3- 752E+09 8. 996E+04 
14 430.000MV 1 000MV 3*507E+09 8*409E+04 
15 450.000MV 0800MV 4-588E+09 8*800E+04 
1 6  440.000MV 1.000MV 3'. 589E+09 80 605E+04' 
420.000MV 1 000MV 30 425E+09 8*214E+04 I7 
18 4 18.080MV -750MV 4.459E+09 80018E+04 
19 420e0BBMV 750MV 4. 567E+09 8*214E+04 
I 
20 380.000MV 600MV 5. 16SE+09 : 7- 432E+04 
- - - - - - - - - - _ _ - _ _ - - " - - _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _  
21 420.000MV e 600MV 5*709E+09 8*214E+04 
22 360. COERV 0 5BP)MV 50872E+09 . 7e040E+04 
23 340. O O O M V  S00MV 5*546E+09 6e649E+04 
24 230. E00t4V 400MV 4 0  69@E+09 4*498E+04 , 
25 180- GCOMV e 400MV 3*670E+09 30520E+04 
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I.U. ARRAY MODULE 
A,  INTRODUCTION 
Incorporating the diffused and electroded array of Figure 13 into an 
electronically scanned system requires a set of interconnecting leads from 
each diode to its associated preamplifier and commutator terminal. Any such 
leads must be able to make good electrical contact to the NiCr+Au leads on the 
InAs chip, as well as provide fan-out to the external circuitry. Since the 
array is cooled and therefore operates as a dewar, vacuum feed-throughs 
must also be provided. 
Flying leads between the wafer and glass-sealed vacuum feed-through pins 
a re  one approach, although many problems exist with this technique. A signifi- 
cant problem that occurs with the array fabrication process that was utilized 
is the limited temperature to which the InAs wafer can be subjected as a result 
of the organic isolation layer. The modified KMER used as a surface protec- 
tion for the thin-film leads is limited, in temperature, to 15O-17O0C. Thus, 
any wire  bonding would necessarily have to be either low-temperature solder- 
ing, welded wire,  or ultrasonic bonding. However, adherence to the NiCr+Au 
lead on the Si02 over InAs was found to be critical and further techniques were 
evaluated. 
Most desirable of the alternative approaches is the use of thin-film leads 
over the edge of the chip. This approach is definitely more advantageous for 
the final operational model of any solid-state image sensor array, since 
reliability and ruggedness a re  increased through the elimination of flying leads. 
B. MOLDED BLOCK DIAGRAM 
As a result of the -8OOC temperature requirement, formation of frost on 
the InAs array and heat transfer away from the InAs array were the major 
factors considered in the final design. To eliminate the frost formation prob- 
lem, a vacuum chamber was required around the InAs array. With the vacuum 
chamber came the problem of heat transfer and electrical continuity from 
inside the vacuum chamber to some convenient point outside the chamber. 
These requirements are met with the design shown schematically in Figure 14. 
strate for the thin-film leads and as a portion of the vacuum enclosure. The 
block itself was molded from "Isochem-Upox 468" epoxy-urethane. This resin 
is a polymeric combination epoxy novalac and urethane that provides high 
tensile shear adhesion and elongation properties plus high impact resistance. 
The urethane structure incorporated in the epoxy-urethane complex gives 
added elasticity at low temperatures 
The main structure is the molded plastic block, which functions as the sub- 
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EXPOSED CONOUCTORS 
PRtNTED CIRCUIT BOARDS 
EVAPORATED LEADS 
InA8 ARRAY, 
(TOP) 
HEAT SINK Y 
Figure 14. Molded Block Design 
The Upox 468 material wets and bonds very well to metal, glass, ceramic, 
and most semiconductor materials. The fact that it bonds well to itself means 
that multiple layers can be poured with the previous layer bonding well to the 
newly-added layer. This is important, since two layers were used in the 
structure developed for the image sensor array. The top-most surface contains 
the InAs array and must be polished in order to  accept the thin-film lead pat- 
tern connecting the printed circuit board leads to the detector lead pattern. 
This layer contains 50% by weight of silica (quartz) which gives a smooth 
polishable surface. The second or "bulk" layer contains hollow glass micro- 
spheres, 3 to 30 microns in size. The spheres reduce both the thermal con- 
ductivity and the thermal expansion of the epoxy. The former is necessary to 
reduce the heat loss and the resulting cooling source requirements, while the 
latter is necessary to minimize the differential expansions of the several mate- 
rials used in the structure. The coefficients of the several materials are 
listed in Table V. 
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TABLE V 
COEFFICIENTS OF THERMAL EXPANSION OF MATERIALS 
USED IN IMAGE SENSOR MODULES 
Material AL/L/'C x iom6 (-ioooc - 25Oc) 
Indium Arsenide 4 
Copper 15 
Textolite Block 15 to 20 
Printed Circuit Board 12 to 15 
Upox 468 S(50p silica filled) 
Upox 468 (microsphere filled) 
25 to 30 
25 to 30 
A photograph of the molded block is shown in Figure 15. 
C. COOLED OPERATION 
The arrays were tested for continuity, both before and after cooling to 
-8OOC. The results of the testing are showninTablesV1 through XI. The 
photograph of Figure 16 shows the location of the discontinuity in the thin-film 
leads. On arrays that were re-metalized following cooling, continuity was 
regained. However , subsequent cooling caused the discontinuity to reappear , 
in the same location. 
Elimination of this problem is directly related to the thermal mismatch 
of the several materials used in the construction of the block. Improvements 
are  possible in the expansion coefficients of both the heat sink and the epoxy. 
The heat sink expansion coefficient can be reduced from the 16 X 10-6 of 
copper to 4 X lom6 with Kovar, while the epoxy material expansion coefficient 
can be further reduced with negative coefficient filters. However, when making 
a vacuum-tight seal between two materials having a different coefficient of 
expansion, it is desirable to have the material that leads the thermal gradiant 
to be the smallest in thermal expansion. By keeping this relationship, the 
joint is always under compression and this reduces the chance of leakage. 
Thus, the relationship between the InAs, the heat sink, and the epoxy must 
be considered in the selection of materials. 
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TABLE VI 
COOLING EFFECTS ON ARRAY B3L, LEFT SIDE 
No. 
1 
2 
3 
4 
5 
6 
7 
8 
9 
10 
11 
12 
13 
14 
15 
16 
17 
18 
19 
20 
21 
22 
23 
24 
25 
-
(Note: + = continuity; o = open) 
Before Cooling After Cooling to -8OOC 
0 
0 
0 
0 
0 
0 
+ 
0 
+ 
+ 
0 
+ 
+ 
0 
0 
0 
0 
0 
0 
0 
+ 
+ 
0 
+ 
+ 
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0 
0 
0 
0 
0 
0 
0 
0 
0 
0 
0 
0 
+ 
0 
+ 
+ 
+ 
+ 
0 
0 
0 
0 
0 
0 
0 
c 
No. 
1 
2 
3 
4 
5 
6 
7 
8 
9 
10 
11 
12 
13 
14 
15 
16 
17 
18 
19 
20 
21 
22 
23 
24 
25 
-
TABLE VII 
COOLING EFFECTS ON ARRAY B3L, RIGHT SIDE 
(Note: + = continuity; o = open) 
Before Cooling 
+ 
+ 
+ 
4- 
+ 
After Cooling to -80'6 
+ 
+ 
0 
0 
0 
+ 
+ 
+ 
+ 
0 
+ 
+ 
+ 
0 
0 
+ 
+ 
+ 
0 
+ 
0 
0 
+ 
0 
0 
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No. 
1 
2 
3 
4 
5 
6 
7 
8 
9 
10 
11 
12 
13 
14 
15 
16 
17 
18 
19 
20 
21 
22 
23 
24 
25 
I_ 
TABLE VIII 
COOLING EFFECTS ON ARRAY B4L, LEFT SIDE 
(Note: + = continuity, o = open) 
Before Cooling 
+ 
+ 
+ 
+ 
+ 
+ 
+ 
+ 
+ 
+ 
+ 
+ 
+ 
+ 
+ 
+ 
+ 
+ 
+ 
+ 
+ 
+ 
+ 
+ 
+ 
After Cooling to -8OOC 
0 
0 
0 
0 
0 
+ 
+ 
+ 
+ 
+ 
+ 
0 
+ 
0 
0 
0 
0 
+ 
+ 
+ 
+ 
+ 
0 
+ 
+ 
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No. 
1 
2 
3 
4 
5 
6 
7 
8 
9 
10 
11 
12 
13 
14 
15 
16 
17 
18 
19 
20 
21 
22 
23 
24 
25 
-
TABLE IX 
COOLING EFFECTS ON ARRAY B4L, RIGHT SIDE 
(Note: + = continuity, o = open) 
Before Cooling After Cooling to -8OOC 
+ 
+ 
+ 
+ 
+ 
0 
+ 
+ 
+ 
+ 
+ 
i- 
+ 
+ 
+ 
+ 
+ 
+ 
+ 
+ 
+ 
+ 
+ 
0 
0 
+ 
+ 
+ 
+ 
+ 
+ 
+ 
+ 
+ 
+ 
+ 
+ 
+ 
+ 
0 
0 
No. 
1 
2 
3 
4 
5 
6 
7 
8 
9 
10 
11 
12 
13 
14 
15 
16 
17 
18 
19 
20 
21 
22 
23 
24 
25 
-
TABLE X 
COOLING EFFECTS ON ARRAY B5L, LEFT SIDE 
(Note: + = continuity; o = open) 
Before Cooling After Cooling to -8OOC 
+ 
+ 
+ 
+ 
+ 
+ 
+ 
+ 
+ 
+ 
+ 
+ 
+ 
+ 
+ 
+ 
+ 
+ 
+ 
+ 
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+ 
+ 
+ 
+ 
+ 
+ 
+ 
+ 
+ 
+ 
TABLE XI 
COOLING EFFECTS ON ARRAY B5L, FUGHT SZDE 
(Note: + = continuity; o = open) 
No. -
1 
2 
3 
4 
5 
6 
7 
8 
9 
10 
11 
12 
13 
14 
15 
16 
17 
18 
19 
20 
21 
22 
23 
24 
25 
Before Caoling After Cooling to 8OoC 
+ 
+ 
+ 
+ 
+ 
+ 
+ 
+ 
+ 
+ 
+ 
34 
+ 
0 
+ 
+ 
0 
0 
0 
0 
0 
0 
0 
0 
0 
+ 
0 
+ 
+ 
0 
+ 
0 
0 
0 
+ 
+ 
+ 
I. 
L 
Figure 16. Open Lead After Cooling 
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IV. SYSTEM DESIGN 
The signal processing section of the image sensor array was designed 
with several central goals centered around compatibility with the detector 
array in size, operating temperature, and detector characteristics. In ad- 
dition, practical considerations were considered to realize a working model 
during the contract period. 
The overall system is shown in the system diagram of Figure 17. The 
system consists of the optical portion before the detectors, including the lens 
and chopper. Following the detectors are preamplifiers and scanning circuits, 
with the required supporting scan control circuits and output amplifier circuit. 
The final signal processing is performed external to the image sensor package, 
and determines the operating system bandwidth for each detector. 
The overall system performance is determined primarily by three factors, 
the D* of the detector, the noise of the preamplifier, and the system noise 
bandwidth. Since the latter will be determined external to the scan system, it 
may be changed at will. The first two are primarily determined by the device 
(detectors in array or transistors in preamp) and how well they match each 
other. The system is matched between the detector and preamp such that the 
effective D* of the system approaches the D* of the detector. In practice,the 
preamp will  add a small amount of noise and the system D* will be slightly 
lower than the detector D*. The use of the charge storage scanning scheme 
when used as shown in Fiuure 17 will  not greatly alter the system bandwidth. 
The integration that takes place in the charge storage capacitors is periodically 
sampled at a rate which is greater than the useful systems bandwidths and 
hence these externally determined bandwidths will mask the influence of the 
charge storage scheme. 
The preamp has three major functions to perform; (1) stabilize the detector 
bias, (2) match the detector impedance, and (3) provide power gain. The first 
consideration of stabilizing the detector bias is a result of using the charge 
storage technique. The voltage on the charge storage capacitor varies as a 
function of the incident radiation, integration time, etc . The detector voltage- 
current characteristic is sensitive to such variations and causes major changes 
in the performance of the detector. Isolating the detector from the charge stor- 
age capacitor with a preamplifier will then allow an independent choice of the 
optimum detector bias. 
The function of impedance matching is the second critical attribute of the 
preamp. The detector-charge storage combination provides useful results 
only if an impedance matching transformer is connected between the two ele- 
ments. Typically, a transformer with an input impedance of lo5 ohm and an 
output impedance of greater than lo9 ohms would be needed to produce the 
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required match. The desired use of microelectronic circuitry and the exceed- 
ingly large impedance ratios required for the transformer dictate the use of a 
preamplifier between each detector and its charge storage capacitor. 
The input impedance to the preamplifier was based on the optimization of 
the system noise, power transfer, and detector performance. In general, 
these requirements conflict, and a compromise was made. The design chosen 
also took into account the range of values obtainable with preamp input compo- 
nents. Impedance matching with respect to noise will produce the best sys- 
tem D* and is a prime consideration. Impedance matching with respect to 
maximum power transfer results in the lowest required power gain of the pre- 
amp and hence the fewest components. However, the latter optimum imped- 
ance value will not be significantly more efficient than the value chosen for the 
best noise characteristics. 
Preamps using low-noise bipolar transistors offer the following advantages: 
the bipolar transistors are at a more advanced level of technology, particularly 
in integrated arrays; they occupy 1/3 to 1/5 the area of J-FETS (Junction 
Field Effect Transistors); they can have a low noise at some impedance level, 
and this usually matches the detector impedance reasonably well ; and bipolar 
transistors can operate with 1/10 to 1/100 of the current at which a J-FET 
operates and have a corresponding lower power dissipation. 
The following described circuit is shown in Figure 18. The circuit design 
includes two complete preamplifiers andtheir respective charge storage capaci- 
tors, as well as the scanning circuitry associated with these preamps. For 
purposes of explanation, only the left-side preamp will be considered. 
The detector is connected to  the base of differential transistors Q1. R2 
. Inputs to the second stage differential pair, Q2, are taken from the is constant current source resistor for Q1, while R3 and R4 are load resistors 
source through R1. The voltage across Rg follows the detector voltage by 
virtue of the negative feedback. 
for Q1 co Q\ lectors. The differential pair is operated from a constant current 
The use of complementarytransistors in the second state also allows dc 
negative feedback for bias stabilization. The negative feedback resistor is Rg 
The degree of balance to eliminate saturation of the charge storage capacitor 
(C 1) is compensated by resistor R1 1. 
(2) minimum size/component count per preamp, (3) low noise figure, (4) low 
temperature operation, and (5) matched system impedances. A photograph of 
the preamp board is shown in Figure 19. 
In summary,the design goals of the preamp are  (1) ultimate integration, 
Read-out of the scanning system is accomplished by sampling the voltage 
across the charge storage capacitors with the outputs from a flip flop, the 
SN7474 shown in the circuit diagram. The charging current is passed through 
a current transformer to the post scanning process indicated in Figure 17. At 
this point, the signals are sequential, with a one-microsecond pulse width 
and a 1.25-millisecond period. Two samples are taken during this period, 
one in the light and one under dark conditions. This is accomplished with the 
800 cps chopper placed in front of the array. 
ings from a single channel and passing this signal through a narrow-band filter. 
The resulting RMS voltage is a measure of the signal-to-noise ratio of that 
particular detector element. 
The post processing consists of sampling the periodic light and dark read- 
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V. ASSEMBLED MODEL 
The complete IR detector system is shown in Figure 20. The prime unit 
in the system is the detector camera, containing the sensor head and associ- 
ated preamplifier circuitry. The detector camera is mounted on a dewar 
containing liquid nitrogen that is used to obtain the cryogenic operating tem- 
perature at the diode array. An auxiliary chassis provides DC power and 
secondary circuit functions for the IR camera as well  as fine temperature 
control for the array. Approximate weights and the sizes of each unit areas 
follows: 
Wt. (lbs) Height Length Width 
Detector camera 7 1/4 6. 38 12.50 4.00 
Dewar (less nitrogen) 4 1/4 3.62 12.05 8.00 
Auxiliary chassis 5 1/2 4.00 7.50 8.00 
A. PACKAGE DESIGN 
1. Detector Camera 
The detector camera package is designed about the molded plastic 
block containing the diode a r r a y  (Figure 15) since this is the heart of the 
system. The block is 2" wide by 5-7/8" high by 7/8" thick and camera dimensions 
are closely related to block gemoetry. The camera is designed to be as small 
and portable as possible, but no special o r  costly attempt at miniaturization 
was  made for this development. The main purpose of the block is to provide a 
means of making external connections of the indium arsenide chip without the 
use  of flying leads or wire bonds, as discussed in Section 11. It also insulates 
the cooled diode array and the diode copper mounting block from ambient 
temperatures, as well as providing a smoothvacuum tight surface for mounting 
the lens barrel. Cooling is accomplished by drawing heat from the array 
through the copper wafer mount by means of an insulated "cold finger" passing 
down to the dewar. By proper selection of plastic filler material around the 
copper mounting bar, the operating temperature of the diode array can be 
maintained without reducing the external temperature of the plastic block below 
the surrounding air dew point temperature. 
The 50 preamp circuits consist of discrete components soldered to 
and connected by 25 small printed circuit boards (2" X 1.90") for ease of 
testing and replacement. Therefore it is necessary to run 50 leads from the 
array to the outside of the block. This is accomplished by the embedded PC 
boards that provide fan-out of the detector leads from their 10-mil spacing at 
the edge of the integrated detector array to 50 mils at the external edge of the 
block. Two edge-type PC board connectors then mate to these surfaces for 
connections to the preamp circuitry. If, in future applications, the preamp 
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circuitry can be reduced to integrated circuitry and also embedded in the 
from that at present. This is possible because the "fan-out" PC boards would 
be greatly reduced or eliminated since only a few external connections would 
be required. All other interconnections would be short deposited leads on the 
coplanar surface, with temperature control of the preamp chips possibly 
performed by heated copper bars or by insulation. By reducing the size of 
the plastic block and eliminating the present preamp boards, the entire camera 
is capable of severe reduction in size and weight. If, in addition, the system 
is to be designed for space applications and radiation cooling utilized, the 
dewar may also be eliminated. 
e coplanar surface of the plastic block, the block size can be greatly reduced 
Figures 21 and 22 show the detector camera with the cover removed. 
The 25 preamp circuit boards plug into edge-type connectors mounted to a 
larger mother board (6. 50" X 5.60") that distributes DC power from the 15- 
pin connector at the rear of the chassis and interconnects preamp circuitry 
where necessary. Shielded wire  connects the preamp connectors to the plastic 
block connectors, and one RF connector at the rear  of the chassis provides 
the signal output. Three additional standard size PC boards contain scan 
control circuitry and output interface circuitry for a total of 28 boards in the 
camera. Color coding permits orientation of the boards in the mother board 
sockets. 
The lens barrel contains a vacuum chamber in front of the a r r ay  for 
frost-free operation and also positions an axially adjustable "Iratran 2" lens 
plus a light chopper attached to the barrel by means of a mounting plate. The 
components are shown in Figure 23. The vacuum chamber around the diode 
a r r a y  is sealed by a silicone '0'' ring, and can be pumped down by attaching a 
1/4" dia-flexible hose to the brass attachment beyond the check value. The 
check valve must be open during pumping and closed when the pump is removed. 
With this vacuum chamber, over (8) hours frost-free operation are possible with 
a diode temperature of -8OOC, assuming the normal temperature and humidity 
level of laboratory operation. A threaded copper rod or  "cold finger" projects 
through the base of the camera as shown in Figure 24. It is threaded into the 
tapped hole at the end of the copper wafer mount, and can be removed if it is 
desired to stand the camera upright without using the dewar. Polyethylene 
insulation covers both cold finger and wafer mount to prevent condensation 
within the camera when the cold finger is inserted in the dewar. 
2. Dewar and Auxiliary Chassis 
The dewar will permit operation of the diodes at temperatures as 
low as -1OOOC. Approximately 1i pints of liquid nitrogen, poured in the 1" 
diameter top openings, will permit operation for about 2 hours at -80°C, 
although more liquid nitrogen can be added during operation of the camera. 
An average insulation thickness of 3/4" polyurethane foam covers the internal 
aluminum container. There are two additional dewar openings; one in the top 
for the cold finger and one at the front for vapor boil-off. The vapor boil-off 
opening can be used for eliminating frost from the IR window, as will be 
described later. 
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Figure 24. View of Camera Base 
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The auxiliary chassis provides a convenient carrying case for 
several functions necessary to the system but not intimately associated with 
the array circuitry. This unit is connected by a shielded cable to the rear of 
the camera unit. For operation, a (+5) and (+24) volt power supply source is 
connected to the marked terminal board on the rear panel. A calibrated 
temperature meter and an associated potentiometer are mounted on the front 
panel. In addition, the unit contains: 
1) Power supply for the 800-cps light chopper. Adjustment 
2) 
3) 
4) 
for this supply is through a clearance hole at rear. 
Two 2O-volt, 0.010-amp batteries, adjustable down to 15 volts. 
Two scan trigger circuits on 2" X 1.90" PC boards, mounted 
internally, with adjusting potentiometer on front panel. 
On-off switch for battery on front panel. 
Access and removal of all components can be accomplished by removing 
four screws at the side that hold the cover in place. 
B. COOLING 
The basic criterionusedfor design of the cooling system was to obtain 
operation of the diode a r r ay  at -8OOC for over 1 hour without addition of 
cryogenic fluid. Liquid nitrogen is used as the cooling fluid because of 
availability, low cost, and non-corrosiveness. 
anticipated for satellite vehicle operation where cryogenic cooling or dewars 
will not be necessary, The heat loads upon the cooling fluid are almost entirely 
from conduction or  convection through the dewar or  cold finger, since the 
electrical power dissipated at the diodes is negligible. 
The - 8OoC temperature is that 
The diode temperature obtained with the 1/4" dia.cold finger fully 
immersed in the liquid nitrogen is approximately -1OOOC. The exact tem- 
perature can be read from the thermocouple meter on the auxiliary chassis. 
The thermocouple leads are iron-constantan and are embedded in the copper 
diode mount directly behind the diode array.  In order to vary the temperature 
at the diodes to the desired level, two 20-ohm resistors in series are tightly 
fitted inside the diodemount and connected to the 5v supply. The power input 
to these resistors can be increased by the potentiometer at the auxiliary 
chassis, until the final temperature of the array is reached and stabilized as 
shown on the thermocouple meter. 
If higher temperatures than those easily obtained by this method are 
desired, additional thermal resistance to heat flow from the array to the dewar 
can be introduced. A fiber washer, for example, can be placed between the 
cold finger and the diode mounting bar to reduce the number of threads in 
contact, and thus decrease the heat flow. Conversely, if it is ever desired to 
obtain a constant temperature below -lOO°C, a greater heat flow can be 
obtained in inserting a 1/2" dia. threaded copper bar in place of the present 
1/4" dia. bar plus the textolite sleeve. 
If the diode a r r a y  is operated at very cold temoerature (below -1OOOC) 
or  in a very humid atmosphere or both, it  is possible that frost may form 
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- on the outside of the IR window sealing the vacuum chamber. This condition 
can be eliminated by using the gaseous nitrogen boiling from the dewar. A 
plastic hose is attached to the copper tube at the front of the dewar, and from 
there to a brazed tube attached to the lens barrel  just above the IR window. 
The small amount of vapor flowing down over the window from this source is 
moisture-free and will prevent any condensation or  frost  from occurring on 
the outside of the window. At the design temperature of -8OOC, however, and 
in a normal air-conditioned atmosphere, this precaution is not necessary. The 
plastic hose is stored in the front of the dewar chassis, where a coil of copper 
heats the nitrogen vapor after leaving the insulated liquid chamber. 
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VI. METEOROLOGICAL APPLICATIONS OF IR DETECTORS 
A. WEATHER SATELLITE SIGNAL LEVELS 
For the majority of earth surface or  cloud temperature measurements 
from satellites, the 10.5-12 micron band is most useful. A larger percentage 
of the emittance of objects in the range of 200-300?K lies in this band than in 
other bands not absorbed by the atmosphere. Emissivity of terrestrial objects 
generally becomes more uniform and closer to  unity at longer wavelengths 
than 10 microns, which permits a more accurate estimate of surface tempera- 
ture in the 10.5-12 micron band than at 3.3-4.2 microns. Reflected solar 
radiation can also be best avoided at longer wavelengths, and daylight as we41 
as night-time measurementscan be made from emission only in the 10.5-12 
micron band. 
However, for objects at higher temperatures such as volcanoes and forest 
fires, the 3.3-4.2 micron band becomes more attractive because of the larger 
percentage of emittance and higher detector sensitivity at shorter wavelengths. 
The numerical advantage can be calculated by comparing the signal-to-noise 
ratios for each of the spectral bands. 
where AH is change in irradiance of the aperture (w/cm2) causing a change in 
signal voltage AVs and NEPD is the noise-equivalent power density or the value 
of this irradiance corresponding to the r m s  noise voltage Vn. 
Since NEPD = NEP/Aoto 
= i A e A f  /D*Aoto 
where NEP = detector noise equivalent p wer (watts) 
A, = collecting optics area = ID 5, /4 
to = optical transmittance 
A =detector element area 
A f  = electrical bandwidth 
and D* = normalized detectivity 
and since 2 AWtaAe AWta6 
- zv- I AH = 
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where AW is change in object emittance for an object filling the detector field 
of view 8, ta is atmospheric transmittance and F is effective f/number . 
DOt t D*(AW) AVs - a o  
v -  n 4 F m  
For example, if average D* of an InAsSb detector ele ent is lo lo  in the E 3.3-4.2 micron band, and that for a PbSnTe detector is 10 in the 10.5-12 
micron band, the relative S/N ratios for short/long wavelength bands is as 
follows for objects of three temperatures: 
T = 301°K 500°K 1000°K 
InAsSb 
PbSnTe' 0 332 8.1 83 
Therefore, the InAsSb detegtor is about 250 times better than the P8SnTe 
detector for detection of a 1000 K object than it is for detection of a 301 K 
object. 
An interesting comgarison of 3-4 and 8-12 micron bands for target 
temperatures near 300 K was made by Aerospace. 
ultimate superiority of 8- 12 micron detectors (supercooled) over 3-4 micron 
detectors is at least a factor of 4, but that cryogenic requirements and detector 
production technology strongly favor the 3-4 micron band. 
This shows that the 
Another comparison can be made of subaperture response or detection of 
objects smaller than the detector resolution cell. Consider two adjacent sur- 
face areas of size AI. One of these is at background temperature To and the 
other is at the same temperature except for a smaller area A at temperature 
T. To the system, which is unable to resolve the smaller area, the second 
surface appears to be at some equivalent temperature Te. Then if AT E 
",-To 
= 4oT0 3 poAT 
Awe 3 
= C T ~  4 p o ( i - ~ / ~ l )  + CT 4 p A / A ~  - C T ~  4 po 
Awe and 
4 solving for pT 
3 pT4 = poTo (T + 4TA1/A) 
Figure 25 presents the relationship of T and A/&1 for AT = 1°K, for the two 
spectral bands of interest. Note that, for 1000 K, the short wavelength band 
is about 208 times as effective as the long wavelength band. That is, the 
ratio A/A1 is 208 times smaller for  3.3-4.2 microns than the 10.5-12 micron 
radiation at 1000°K with 300°K background. 
'Hamilton, J . N., "Spectral Regions for Thermal Imaging, Aerospace Corp., 
January 1966 (AD487978). 
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Figure 26 compares the theoretical variation of infared system signal-to- 
noise as a function of resolved target temperature from 200' to 500°K. 
An idealized weather satellite system is assumed with 3OO0K earth back- 
ground, optical aperture of 10 inches at f/2, angular resolution of 1 milliradian, 
optical and atmospheric transmittances of 0.80 and 0.80, and electronic band- 
width of 1 kHz. Two representative spectral bands a re  selected, 3.3-4.2 and 
10.5-12 microns, with typical photodetector sensitivty a factor of ten higher 
in the short wavelength band. 
for resolved target temperatures above about 330°K. If the long wavelength 
sensitivity were a factor of ten higher, or  equal to that ofothe short wavelength 
channel, the crossover point would move out to about 500 K. 
Note that the short wavelength channel provides higher S/N values only 1 
B. COMPARISON OF I d s ,  InAsSb AND InSb AS 
3.3-4.2 MICRON INFRARED SENSORS 
The choice of infrared-sensitive material for use in meteorological satel- 
lite sensor arrays depends on several factors including target and background 
spectral emittance, atmospheric and optical transmittance and variations in 
sensor detectivity with wavelength and operating temperature. 
As  discussed in the preceeding section, for high target temperatures, the 
3.3-4 .2  micron band has advantages over longer wavelength bands. In this 
discussion it was assumed that an InAsSb photodetector would be the best 
choice in this band. This is probably a reasonable statement, if the properties 
of this detector can be assumed to be intermediate in spectral response and 
absolute sensitivity between those of InAs and InSb detectors, as indicated in 
Figure 27. 
If the hypothesized InAsSb detector, which is obviously the best choice, 
is not obtainable, the choice appears to be between InAs at 200°K and InSb at 
7'K. That is, the spectral shift with cooling, of the InAs peak towards 
shorter wavelengths, produces a lower sensitivity beyond the peak at the 
lower temperature. 
By integrating these spectral response curves together with effective 
target spectral emittance and atmospheric and optical spectral transmittance 
curves, the relative signal-to-noise values can be calculated. 
The results, listed in Table XII, indicate that InAsSb has a marked advant- 
age over both InAs and InSb, and that InSb has an advantage over InAs, all 
varying with target temperature and the transparency of the atmosphere. From 
the extreme cases presented, calculated from 0.1 micron interval data, it can 
be seen that the improvement factor of both InAsSb and of InSb increases with 
a decrease in target temperature and with a decrease in the transparency of 
the atmosphere. These advantages must be compared with the device-operating 
temperature advantage of InAs, in evaluating the optimum detector material 
for a particular meteorological application. 
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TABLE IX 
RELATIVE S/N RATIOS OF POSSIBLE DETECTORS 
FOR 3.3-4.2 MICRON BAND 
A. "GCA" Clear Atmosphere; Visibility, > 50 miles; 2 em H20 Vapor 
for One Air Mass 
InAs InAsSb InSb 
Target 
T emPeratur e at 200 I( 0 
1000° K 1.00 
350' K 1.00 
0 
4.26 
8.75 
B. "Altshuler" Computed Standard Atmosphere M . R .  = 7 km; 
To = 300' K; 4.1 cm H20 
1000° K 
350' K 
1.00 
1.00 
6.70 
13.70 
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